IN THE CLAIMS

1	1.	(Previously Presented) A computer system, comprising:
2		a first processor;
3		a second processor; and
4		an instruction memory coupled to the first and second processors having a software direct
5		memory access (DMA) engine stored therein, the software DMA engine, when
6		executed by a processor of the first and second processors, being capable of
7		transferring data directly between all resources in the computer system.
1	2.	(Previously Presented) The system of Claim 1, wherein transferring data includes one or
2	more of data processing, data filtering, data compacting and data reformatting.	
1	3.	(Original) The system of Claim 2, wherein the resources comprise one or more of static
2	random access memory, dynamic random access memory and one or more hardware buffers that	
3	are capable of interfacing with one or more peripheral devices.	
1	4.	(Previously Presented) The system of Claim 3, wherein the one or more hardware
2	buffers, in combination with the software DMA engine, permit the one or more peripherals to	
3	access the memory directly.	
1	5.	(Previously Presented) The system of Claim 3, wherein the software DMA engine
2	comprises one or more instructions, the one or more instructions including a store multiple data	
3	instruction and a load multiple data instruction wherein, when executed by the processor:	
4		the load multiple data instruction loads data from multiple locations in one of the
5		hardware buffers into multiple locations in the internal registers in the processor, and
6		the store multiple data instruction transfers the data from multiple locations in the internal
7		registers into multiple locations in a memory

(Previously Presented) A direct memory access (DMA) apparatus implemented in

software on a computer system, the computer system having two or more processors, the DMA

· 60366230v1 2

1

2

apparatus	comprising:

. 3

13

- a first instruction memory location in the computer system with a load multiple data instruction loaded therein; and
- a second instruction memory location in the computer system with a store multiple data instruction loaded therein, wherein
- the load multiple data instruction, when executed by a processor in the computer system, is capable of loading data from multiple locations in a resource into multiple locations in an internal register in the processor; and the store multiple data instruction, when executed by the processor in the computer system, is capable of storing data from multiple locations in the

internal register in the processor into multiple locations in a memory.

- 7. (Original) The apparatus of Claim 6, wherein the resources comprise one or more of static random access memory, dynamic random access memory and one or more hardware buffers that are capable of interfacing with one or more peripheral devices.
- 8. (Previously Presented) The apparatus of Claim 7, wherein the one or more hardware buffers, in combination with the DMA apparatus, permit the one or more peripherals to access the memory directly.
- 9. (Previously Presented) The apparatus of Claim 6, wherein the store multiple data instruction and the load multiple data instruction, when executed by the processor, each further include one or more of data processing, data filtering, data compacting and data reformatting.
 - 1 10. (Canceled).